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Abstract 
This paper discusses time-dependent dielectric breakdown (TDDB) in n-FETs with 
HfSiON gate stacks under various stress conditions. It was found that the slope of Weibull 
distribution of Tbd, Weibull β, changes with stress conditions, namely, DC stress, unipolar AC 
stress and bipolar AC stresses. On the other hand, the time evolution component of 
stress-induced leakage current (SILC) was not changed by these stresses. These experimental 
results indicate that the modulation of electron trapping/de-trapping and hole 
trapping/de-trapping by stress condition changes the defect size in high-k gate dielectrics. 
Therefore, the control of injected carrier and the characteristics of trapping can provide the 
steep Weibull distribution of Tbd, leading to long-term reliability in scaled CMOS devices with 
high-k gate stacks. 
 
 
 
Introduction 
 
Downscaling of metal-oxide-semiconductor field-effect transistor (MOSFET) requires the 
implementation of a high-k dielectric with a metal gate stack to reduce power consumption.1) 
Hf-based dielectrics have emerged as among the most promising high-k gate dielectric 
materials for alternative dielectrics, in view of their relatively high permittivity and high 
thermodynamic stability on Si.2-4) In addition to the many integration challenges arising from 
the introduction of deposited oxides as a replacement for thermally grown SiO2, new 
reliability concerns have emerged. 
  Time-dependent dielectric breakdown (TDDB) is one of the most serious concerns 
regarding the practical use of high-k gate stacks and its mechanism has been widely 
discussed.5-18) In particular, the statistical distribution of TDDB is important from the 
viewpoint of determining device lifetime. This is because the ULSI consists of over one 
billion transistors and the device reliability cannot be decided only by average characteristics. 
In general, the lifetimes of gate oxide reliability at ppm-order cumulative failure are predicted 
from the extrapolation of experimental results, which are measured under accelerated 
conditions (i.e. at higher temperature and stress voltage than actual operating conditions).  
Wide distribution of Tbd (i.e. small Weibull β) is a serious concern from the viewpoint of 
device reliability, including yield. Therefore, not only the average Tbd but also its distribution 
should be considered with a view to improving the dielectric breakdown characteristics of 
high-k gate dielectrics. Furthermore, not only the lifetime under DC stress but also that under 
AC stress is important in practical use. 
It was reported recently that the shape parameter of Weibull plot, β, of time to breakdown 
(Tbd) of high-k was smaller than that of SiO2 with similar physical thickness.19, 20) In addition, 
the dependence of TDDB characteristics and the slope of Weibull distribution on bias polarity 
has also been reported.21) Furthermore, it is reported that the Weibull β of Tbd strongly 
depends on gate electrode materials for metal gate/HfSiON stacks.22, 23) 
In the present work, the n-MOSFET TDDB distributions for HfSiON gate dielectrics under 
both DC and AC stresses were studied. It was found that the distribution of Tbd under bipolar 
AC stress becomes steeper than that under DC stress. On the other hand, the averages of Tbd 
and SILC characteristics were almost the same under DC stress and bipolar AC stress. From 
these experimental results, it is proposed that the ratio of injected carrier components, that is, 
the ratio of injected hole to electron in high-k, can change the defect size, leading to 
modulation of the Weibull distribution. 
 
EXPERIMENT 
A flow diagram of MOSFET fabrication and the cross-section of the MOSFET used in this 
study are shown in Figure 1. HfSiO films were directly deposited on Si(100) substrates 
treated with diluted HF by metal-organic chemical vapor deposition (MOCVD). 
Post-deposition annealing (PDA) was carried out in O2 ambient at 600oC for 240 sec for 
interface engineering. Plasma nitridation was used for nitrogen incorporation in the HfSiO 
films and post-nitridation annealing (PNA) was carried out in O2/N2 = 0.1% ambient at 1000 
oC for 10 sec. Hf concentration was about 50% (Hf/(Hf+Si)) and nitrogen concentration was 
about 20 atom %. Typical areas of the devices were 10-7 cm2. TDDB measurements were 
performed for n+poly-Si/n-FETs and carrier separation measurements were carried out for 
both n+poly-Si/n-FETs and n+polySi/p-FETs. From transmission electron microscope(TEM) 
image, physical thickness of HfSiON gate dielectrics is around 4 nm and SiO2 interface layer 
is around 1 nm. Effective oxide thickness (EOT) of around 1.5 nm is obtained by Cg-Vg 
measurement. 
TDDB measurements were performed at 125oC under DC stress and AC stress.  63% 
Tbd and its distribution was obtained from the data with at least 25 samples. Figure 2 shows 
the stress conditions of DC stress, unipolar AC stress and bipolar AC stresses. Table 1 shows 
the parameters: cycle stress time, T1 for inversion stress time, T2 for accumulation or 
zero-voltage stress time, and stress voltage, Vgst1 for inversion stress and Vgst2 for 
accumulation stress.  
The electron and hole currents under each stress were investigated by using the carrier 
separation measurement, as shown in Figure 3. The carrier separation results of 
n+poly-Si/n-FET under positive bias and n+poly-Si/p-FET under negative bias correspond to 
inversion and accumulation condition for n+poly-Si/n-FET, respectively. 
In order to study the defect generation phenomena, stress-induced leakage current (SILC) 
under each stress was also examined. Figure 4 shows the SILC measurement flow. First initial 
Cg-Vg measurement and initial Ig-Vg measurement is carried out. Then DC or AC stress is 
applied and after that stressed Cg-Vg measurement and stressed IV measurement is carried 
out. From initial and stressed Cg-Vg measurement, flat-band voltage shift (∆Vfb) by applied 
stresses is obtained. SILC is estimated as ∆Ig = Ig at Vg-Vfb=1V - Iginitial at Vg-Vfb=1V. Here, 
the influence of charge trap on Vg shift is removed by rectifying monitor voltage of SILC by 
Vfb. Delay time after stress is around 2 sec because Cg-Vg measurement is performed 
between applied stress and SILC measurement. In this Cg-Vg and Ig-Vg measurement, Vg 
sweeps from -1 to 1. As a result, Vfb and SILC recover during negative bias. 24) SILC is 
partially relaxed for each stress condition. 
 
RESULTS AND DISCUSSION 
 
TDDB characteristics under DC and AC stresses  
 
Figure 5 shows the typical time evolutions of gate leakage current (Ig) in n-MOSFETs under 
DC stress, unipolar AC stress 1 and bipolar AC stress 1. Ig was measured at stress voltage. In 
Figure 5 (a), the horizontal axis shows the total time of stressing, including time of 
zero-voltage stress in unipolar stress or negative stress in bipolar stress. In Figure 5 (b), the 
horizontal axis shows the sum of stress time under application of positive stress. We 
determined the time at which current begins to increase as time to breakdown, Tbd,, as 
indicated by arrow in Figure 5 (b), which corresponds to Ig(tn+1)/Ig(tn) > 1.03 as a definition 
of breakdown. Using this criterion of breakdown, the good area scaling of Weibull 
distribution was observed, indicating that this criterion is a reasonable detection of first 
breakdown. In general, first breakdown is considered to result from a weak localized 
conductive path between the gate electrode and the substrate. This conductive path is formed 
by connecting the defects generated in dielectrics 25-27). Based on this model, the statistics of 
soft breakdown can be described by Weibull distribution. 
Figure 6 (a) and (b) show the Weibull plots of Tbd under DC stress, unipolar AC stress and 
bipolar AC stresses. Here, Tbd is the cumulative time of the positive Vg only. The Weibull 
function has an excellent fit to the experimental data for each stress. Table 2 shows the stress 
condition and 63% Tbd and Weibull β. Weibull β was estimated by fitting of Tbd for longer 
than 10 seconds in Figure 6. Since the first 10 seconds of stress for each stress condition is the 
same condition, the difference of Tbd within 10 seconds for each stress did not originate from 
different stress conditions. The values of Weibull β under unipolar AC stress were around 1 
and almost the same value under DC stress. On the other hand, the values of β under bipolar 
stresses were larger than those under both DC and unipolar stress. Moreover, Weibull β under 
bipolar AC stress 3 shows the largest value, followed by that under bipolar AC stress 2 and 
that under bipolar AC stress 1; Weibull β increases with longer T2 of bipolar stress. 63% Tbd 
under DC stress and unipolar AC stresses are almost the same. On the other hand, Tbd 
distribution under bipolar AC stress is steeper than that under DC stress, although 63% Tbd 
were almost the same under DC stress and bipolar stresses. 
 
 
SILC characteristics under DC and AC stresses 
 
To investigate the defect generation characteristics, we measured the stress-induced leakage 
current (SILC). To correct the shift of the flat-band voltage, both capacitance-voltage (Cg-Vg) and 
current-voltage (Ig-Vg) measurements were performed before and after stresses as shown in Fig. 4. 
SILC is related to the defect generated and has been explained in terms of trap-assisted tunneling 
mechanisms. Therefore, the time evolution of SILC has been used to monitor the degradation of 
dielectrics. 
Figure 7 (a) shows the shift of Cg-Vg curves by trap generation under DC stress and Figure 7 (b) 
shows the change of the low field Jg - (Vg -Vfb) due to SILC under DC stress. In this case, positive 
shift of Cg-Vg curve by electron trap generation was observed. This electron trap may be hardly 
de-trapped by Cg-Vg measurement. Similar behaviors were observed under unipolar AC stress and 
bipolar AC stress. In order to eliminate the modulation of electric field under trapped electron due to 
applied stress, we use the Vfb by Cg-Vg measurement. Monitor voltage of SILC was Vg-Vfb=1V as 
indicated by dotted line in Fig.7 (b). From the results of Fig.7, the time evolution of SILC as shown 
in Fig.8 was estimated. 
Figure 8 shows the time evolution of SILC under DC stress, unipolar AC stress 2 and bipolar 
AC stress 3. SILC can be described by power-law dependence as SILC = A･tα. Here, almost 
the same value of α, around 0.6, was obtained for each stress, even though the β showed very 
different values. 
 
 The origin of different Weibull β due to stress conditions 
 
We discuss the origin of correlation between Weibull β and stress conditions. In order to 
separate the electron current and hole current under each stress, we performed the carrier 
separation measurement. Figure 9 shows the carrier separation results of n+poly-Si/n-FET 
under positive bias and n+poly-Si/p-FET under negative bias, corresponding to inversion and 
accumulation condition, respectively, in n+poly-Si/n-FET. Under Vgst1, as shown in Fig. 9 (a), 
the electron current (Jg) was about three orders of magnitude higher than hole current (Jsub). 
These electrons are injected from inversion layer to poly-Si gate electrode. Injected electrons 
immediately cause impact ionization and, consequently, create electron-hole pairs. Generated 
holes tunnel back into the oxide. These hole current are observed as Jsub. 28) In addition, 
electrons are tunneling from the valence band to the gate. While electrons are tunneling from 
the valence band to the gate, they create holes that are collected by the p-type substrate. These 
holes were also observed as Jsub. 29)  
Leakage current under Vgst2 of n+poly-Si/n-FET corresponds to that of n+poly-Si/p-FET 
under Vgst2 - ∆Vfb (∆Vfb = Vfb(n+poly-Si/n-FET) - Vfb(n+poly-Si/p-FET)). The hole current 
(Jsd) was about an order of magnitude higher than electron current (Jsub) under Vgst2 - ∆Vfb of 
n+poly-Si/p-FET. Therefore, holes are intentionally injected from accumulation layer to gate 
electrode by applying the accumulation stress, Vgst2 , as shown in Fig. 9 (b). If the stress time 
of Vgst1 is constant, the larger Jhole / Jelectron can be realized by applying the longer stress time 
of Vgst2. Here, we have confirmed that the devices are not degraded by the voltage of Vgst2 
because the Vgst2 is small enough. From these results, we calculated the total ratio of injected 
holes to injected electrons for each stress condition as (Jhole / Jelectron )total  = (Jhole / Jelectron )vgst1 
+  (Jhole / Jelectron )vgst2.  
Figure 10 shows the correlation between β and (Jhole / Jelectron )total under each stress condition. 
Strong correlation was observed, that is, Weibull β monotonically increases with (Jhole / 
Jelectron )total. Since the Weibull β under DC stress and unipolar stresses were almost the same 
as shown in Figure 5, the injected carriers under Vgst2 rather than relaxation of charges 
between pulses strongly influence Weibull distribution of Tbd in HfSiON. The carrier ratio 
controlled by bias polarity must dominate the Weibull β. On the other hand, it has been 
reported that the relaxation of charges under AC stress influences TDDB behavior. 30) In this 
study, it was found that the relaxation of charges and trapped holes can both influence TDDB. 
We discuss the model for the modulation of β due to the ratio of injected carriers and 
discharging of carriers. Here, we account for the Weibull distribution of Tbd by using the 
percolation model. 
The percolation model has been reported recently and the slope of Weibull distribution was 
explained by using this model. Based on this model, a simpler model, namely, a cell-based 
model, has been proposed. 31) In this model, it is assumed that the gate oxide is divided into 
cubic cells of volume (a03) and one cell changes to be conductive with a probability. The 
breakdown can take place when all the cells in one column are conductive. Here, Aox is the 
gate oxide area, a0 is a conductive cell size, and tox is the oxide thickness. In this cubic lattice, 
we can distinguish N = Aox/a02 column of area (a02) and thickness (tox), with each column 
being subdivided in n = tox/ao cell. If λ is the probability of each cell being conductive, the 
probability that all the cells in one column are conductive is λ n. The breakdown can occur 
when one of its columns is fully conductive. Therefore, the device failure cumulative 
distribution is given by 1 - FBD(λ) = (1-λ n)N, where FBD is the cumulative breakdown 
distribution. If the breakdown is triggered, λ << 1 is satisfied. In this case, ln (1- λ n) can 
approximate -λn. Under these assumptions, Weibull distribution (WBD) becomes  
          WBD = ln (-N ln(1-λn)) 
              = ln (N) + n ln(λ)                (1) 
Since N =Aox/ao2 and n = tox/ao, the breakdown distribution can be written as follows:  
       
                                                   (2)  
 
Here, SILC is related to the generated defect and has been explained in terms of trap-assisted 
tunneling mechanisms. 32-34) Therefore, λ(t) is given by a well-known power law, as shown in 
eq.(3), and can be estimated by stress-induced leakage current (SILC). 
                                           (3)     
From eq.(1) and eq.(2), the Weibull β is described by eq.(4) 
                                             (4) 
Therefore, under the constant oxide thickness, large β implies either large α or small a0.  
The result of Fig. 8 indicates that the change of β under different stress condition does not 
come from the change of α. Figure 11 shows the estimated a0 by using values of α , Weibull 
β  and  tox obtained experimentally under each stress condition. These a0 seem to decrease 
with increase of Jhole / Jelectron for different stress conditions. These results indicate that the 
ratio of injected carriers changes the defect size generated in HfSiON. 
Figure 12 shows the schematic illustrations of the percolation model under high (Jhole / 
Jelectron )total condition and low (Jhole / Jelectron )total condition, corresponding to DC stress and 
bipolar stress. In the percolation model, breakdown occurs when the generated defects 
connect in the direction of thickness. From our experimental results shown above, when the 
Jhole / Jelectron is high, corresponding to bipolar AC stress, the generated defect size (a0) is small 
and large amounts of generated defects bring on the breakdown. When the (Jhole / Jelectron )total 
is low, corresponding to DC stress, the generated defect size (ao) is large and the small 
amounts of generated defects bring on the breakdown. On the other hand, almost similar 63% 
Tbd and similar SILC under DC stress, unpolar AC stresses and bipolar AC stresses were 
observed as shown in Table 2 and Fig.8. One of the possible defect generation mechanisms is 
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as follows. In this study, estimated SILC (∆Ig/Ig) was reflected the defect size because 
generation of a large defect causes the large increase of Ig. As result, low generation rate of a 
large defect and high generation rate of a small defect causes almost the same SILC. Under 
DC stress or unipolar AC stress, large defect is generated at a low-rate. Under bipolar AC 
stress, small defect is generated at a high-rate. It can explain that the Weibull distribution 
changes with stress sequence regardless of almost the same Tbd and the same SILC. Although 
more experiments and calculations are still required, we infer the mechanism for the 
modulation of generated defect size as follows.  
From the first-principle calculations,35) it was reported that the capture of two holes by 
oxygen vacancy (Vo) causes the structural relaxation in HfSiO. We think that this structural 
relaxation corresponds to defect generation in the percolation model.  
It was also reported that the electron capturing by Vo promotes formation of an additional 
Vo (2nd Vo adjacent to the 1st Vo site) around the Hf atom at the site. On the other hand, hole 
injections cannot promote further Vo formation at the same site. 35) 
From these calculations, we suppose the schematic models of the defect generation that is 
modulated by discharge of carriers and the balance of carriers as shown in Fig. 13. Under 
inversion stress, each Vo captures electron initially and forms Vo2-. When the accumulation 
stresses were applied, which correspond to bipolar AC stress, electrons de-trapped from Vo2- 
and return to Vo, resulting in prevention of Vo condensation. Each Vo will capture holes under 
further accumulation stress, resulting in structural relaxation at Vo alone. Each Vo may be 
regarded as a defect, corresponding to the small defect in the percolation model. In this case, 
additional Vo generation cannot be promoted and the sphere of structural relaxation is small.  
In the case of DC stress, each Vo will capture electrons and forms Vo2- under inversion stress. 
As a result, further Vo formation is promoted, that is, condensation of Vo. In each condensed 
Vo region, subsequent hole injection will bring about the structural relaxation in each large 
region, corresponding to the large defect in the percolation model. 
 
CONCLUSION 
This paper discussed the TDDB characteristics of HfSiON under various stress conditions. 
It was found that the stress conditions modulate Weibull β. For example, the β under bipolar 
stress is larger than that under DC and unipolar AC stress. From these results, it was found 
that the discharge of electrons and injected carrier ratio (Jhole / Jelectron )total strongly influences 
Weibull distribution of Tbd in HfSiON. These results suggest that the characteristics of trapped 
and de-trapped carriers modulate the defect size in high-k gate dielectrics, leading to change 
of the β. 
 It can be concluded that control of electron trapping/de-trapping and hole 
trapping/de-trapping can provide steep Weibull distribution of Tbd, leading to long-term 
reliability in scaled CMOS devices with high-k gate stacks. 
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Figure captions 
 
Figure 1. Flow diagram of MOSFET fabrication and the cross-section of the MOSFET 
used in this study 
 
Figure 2.  Stress conditions of DC stress, AC unipolar stress and AC bipolar stresses.  
 
Figure 3.  Schematics of carrier separation measurement of (a) n+poly-Si/n-FET and (b) 
n+poly-Si/p-FET.  
 
Figure 4.  Measurement flow of SILC.  
 
Figure 5.  Typical time evolutions of gate current(Ig)) under DC stress, unipolar AC 
stress and bipolar AC stress. (a) the horizontal axis shows the total time of stressing, 
including time of zero-voltage stress in unipolar stress or negative stress in bipolar stress. 
(b) the horizontal axis shows the sum of stress time under application of positive stress. 
 
Figure 6.  Weibull plots of Tbd under DC stress, unipolar stress and bipolar stresses. The 
large values of β were obtained under bipolar stress, although 63% Tbd is almost the 
same value.  
 
Figure 7.  (a) Cg-Vg curve before and after applied DC stresses. (b) Ig-Vg 
characteristics before and after applied DC stresses. 
 
Figure 8. Typical time evolutions of SILC under DC stress, unipolar AC stress 2 and 
bipolar AC stress 3. 
 
Figure 9.  Carrier separation results of n+poly-Si/n-FET and n+poly-Si/p-FET under 
inversion conditions. (a) and (b) show the schematic image of carriers under Vgst1 and 
Vgst2, respectively. 
 
  
Figure 10.  Correlation between Weibull β of Tbd and (Jhole/ Jelectron)total under DC, 
unipolar and bipolar AC stresses. 
 
Figure 11.  Correlation between ao and (Jhole/ Jelectron)total under each stress. 
 
Figure 12.  Schematic illustrations of percolation model under (a) bipolar AC stress 
(high Jhole/ Jelectron condition) and (b) DC stress (low Jhole/ Jelectron stress condition). 
 
Figure 13.  Microscopic images of generated defect size under (a) bipolar AC stress 
condition and (b) DC stress condition. 
 
Table 1.  Parameters of cycle stress time, T1 for inversion stress time, T2 for 
accumulation or zero-voltage stress time, and stress voltage, Vgst1 for inversion stress 
and Vgst2 for accumulation stress.  
 
Table 2.  The results of 63% Tbd and Weibull β for different stress condition. 
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